Datasheet4U Logo Datasheet4U.com

CS5157H - CPU 5-Bit Synchronous Buck Controller

Datasheet Summary

Description

The CS5157H is a 5-bit synchronous dual N-Channel buck controller.

It is designed to provide unprecedented transient response for today’s demanding high-density, high-speed logic.

The regulator operates using a proprietary control method, which allows a 100ns response time to load transients.

Features

  • on board, 5-bit DAC, short circuit protection, 1.0% output tolerance, VCC monitor, and programmable soft start capability. The CS5157H is available in 16 pin surface mount. Features s Dual N-Channel Design s Excess of 1MHz Operation s 100ns Transient Response s 5-Bit DAC s Backward Compatible with Adjustable CS5120/5121 s 30ns Gate Rise/Fall Times s 1% DAC Accuracy s 5V & 12V Operation s Remote Sense s Programmable Soft Start s Lossless Short Circuit Protection.

📥 Download Datasheet

Datasheet preview – CS5157H

Datasheet Details

Part number CS5157H
Manufacturer Cherry Semiconductor Corporation
File Size 236.46 KB
Description CPU 5-Bit Synchronous Buck Controller
Datasheet download datasheet CS5157H Datasheet
Additional preview pages of the CS5157H datasheet.
Other Datasheets by Cherry Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
CS5157H CS5157H CPU 5-Bit Synchronous Buck Controller Description The CS5157H is a 5-bit synchronous dual N-Channel buck controller. It is designed to provide unprecedented transient response for today’s demanding high-density, high-speed logic. The regulator operates using a proprietary control method, which allows a 100ns response time to load transients. The CS5157H is designed to operate over a 4.25-20V range (VCC) using 12V to power the IC and 5V or 12Vas the main supply for conversion. The CS5157H is specifically designed to power Pentium® II processors and other high performance core logic. It includes the following features: on board, 5-bit DAC, short circuit protection, 1.0% output tolerance, VCC monitor, and programmable soft start capability.
Published: |