The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
, . .commodore
~ aarnlconduCl:ar group
~UYAJ@~
MPS
6500/1
ONE-CHIP MICROCOMPUTER
8500/1 ONE-CHIP MICROCOMPUTER
INTRODucnoN The MOS Technology 6500/1 Is a complete, high-performance 8-blt NMOS microcomputer on a single chip, and
Is totally upward/downward software compatible with all members of the 6500 family. The 650011 consists of a 6502 CPU, an Internal clock oscillator, 2048 bytes of Read Only Memory (ROM), 64 bytes
of Random Access Memory (RAM) and flexible Interface circuitry. The· interface circuitry includes a 18-blt programmable counter/latch with four operating modes, 32 bidirectional Input/output lines (Including two edgesensitive lines), five Interrupts and a counter I/O line.
6500 Datasheet
