Datasheet4U Logo Datasheet4U.com

CY28358 - 200-MHz Differential Clock Buffer/Driver

General Description

This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential output levels.

This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT.

Key Features

  • Up to 200 MHz operation.
  • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY28354-400 210MHz 24 Output Buffer Silicon Laboratories
CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs Cypress
CY28341 Universal Single-Chip Clock Solution SpectraLinear
CY28346-2 Clock Synthesizer Silicon Laboratories
CY28349 FTG SpectraLinear

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY28351 Differential Clock Buffer/Driver
CY28352 Differential Clock Buffer/Driver
CY28354-400 210-MHz 24-Output Buffer
CY28359 273-MHz 6-Output Buffer
CY28301 Frequency Generator for Intel Integrated Chipset

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
58 PRELIMINARY CY28358 200-MHz Differential Clock Buffer/Driver Features • Up to 200 MHz operation • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications • Distributes one clock input to six differential outputs • External feedback pin FBIN is used to synchronize the outputs to the clock input • Conforms to the DDR1 specification • Spread Aware™ for EMI reduction • 28-pin SSOP package Description This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential output levels. This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT.