Datasheet4U Logo Datasheet4U.com

CY28517 - PCI Express Clock Generator

Description

3.3V Power Supply for XTAL and REF 27 MHz Crystal Input/ Clock Input 27 MHz Crystal Output Ground for XTAL and REF 3.3V Power Supply for 25 MHz Outputs 25 MHz Clock Input for Enabling/Disabling 25 MHz [A:B] and 100 MHz [A:D] Clock.

Features

  • Selectable, Triangle, and Lexmark profiles SMbus support with readback capabilities 3.3V power supply Packages are Pb free and ROHS compliant 28-pin TSSOP packages 100M x4 25M x2 27M x1 48M x1 Four 100 MHz differential clocks 48 MHz clock Two 25 MHz clocks 27 MHz Reference Clock OE control per clock output Selectable drive strength per output Logic Block Diagram OE_100_25 X1/CLK X2 XTAL OSC 27M 100MT[A:D] PLL1 RSET 100MC[.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY28510 Peripheral I/O Clock Generator SpectraLinear
CY28551-3 Universal Clock Generator Silicon Laboratories
CY28322-2 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs Cypress
CY28341 Universal Single-Chip Clock Solution SpectraLinear
CY28346-2 Clock Synthesizer Silicon Laboratories

Other Datasheets by Cypress (Infineon)

Part Number Description
CY28510 Peripheral I/O Clock Generator
CY28551 Universal Clock Generator
CY28158 Spread Spectrum Timing Solution for Serverworks Chipset
CY28301 Frequency Generator for Intel Integrated Chipset
CY28323 FTG

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY28517 PCI Express Clock Generator Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Selectable, Triangle, and Lexmark profiles SMbus support with readback capabilities 3.3V power supply Packages are Pb free and ROHS compliant 28-pin TSSOP packages 100M x4 25M x2 27M x1 48M x1 Four 100 MHz differential clocks 48 MHz clock Two 25 MHz clocks 27 MHz Reference Clock OE control per clock output Selectable drive strength per output Logic Block Diagram OE_100_25 X1/CLK X2 XTAL OSC 27M 100MT[A:D] PLL1 RSET 100MC[A:D] www.DataSheet4U.com PLL2 48M PLL3 25M[A:B] SDATA SCLK SMBus Logic Cypress Semiconductor Corporation Document #: 001-42225 Rev. *A • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised November 02, 2007 [+] Feedback CY28517 Pinouts Figure 1.
Published: |