Datasheet4U Logo Datasheet4U.com

CY62256 - 256K (32K x 8) Static RAM

Download the CY62256 datasheet PDF. This datasheet also covers the CY6 variant, as both devices belong to the same 256k (32k x 8) static ram family and are provided as variant models within a single manufacturer datasheet.

General Description

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits.

Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers.

This device has an automatic power-down feature, reducing the power consumption by 99.

Key Features

  • High speed: 55 ns and 70 ns.
  • Voltage range: 4.5V.
  • 5.5V operation.
  • Low active power (70 ns, LL version).
  • 275 mW (max. ).
  • Low standby power (70 ns, LL version).
  • 28 µW (max. ).
  • Easy memory expansion with CE and OE features.
  • TTL-compatible inputs and outputs.
  • Automatic power-down when deselected.
  • CMOS for optimum speed/power.
  • Package available in a standard 450-mil-wide (300-mil body width) 28-le.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY6-2256.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY62256 256K (32K x 8) Static RAM Features • High speed: 55 ns and 70 ns • Voltage range: 4.5V–5.5V operation • Low active power (70 ns, LL version) — 275 mW (max.) • Low standby power (70 ns, LL version) — 28 µW (max.) • Easy memory expansion with CE and OE features • TTL-compatible inputs and outputs • Automatic power-down when deselected • CMOS for optimum speed/power • Package available in a standard 450-mil-wide (300-mil body width) 28-lead narrow SOIC, 28-lead TSOP-1, 28-lead reverse TSOP-1, and 600-mil 28-lead PDIP packages Functional Description[1] The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers.