Datasheet4U Logo Datasheet4U.com

CY7B9920 - (CY7B9910 / CY7B9920) Low Skew Clock Buffer

Download the CY7B9920 datasheet PDF. This datasheet also covers the CY7B9910 variant, as both devices belong to the same (cy7b9910 / cy7b9920) low skew clock buffer family and are provided as variant models within a single manufacturer datasheet.

General Description

Phase Frequency Detector and Filter These two blocks accept inputs from the reference frequency (REF) input and the feedback (FB) input and generate correction information to control the frequency of the Voltage-Controlled Oscillator (VCO).

Key Features

  • All outputs skew.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7B9910_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7B8392 Ethernet Coax Transceiver Interface Cypress
CY7B8392 Low Power Ethernet Coaxial Transceiver Cypress
CY700SMS SMS Series 12 WATT Power-One
CY74FCT138T 1-OF-8 DECODERS Texas Instruments
CY74FCT157T QUAD 2-INPUT MULTIPLEXERS Texas Instruments

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7B992 Programmable Skew Clock Buffer
CY7B991 Programmable Skew Clock Buffer
CY7B9910 (CY7B9910 / CY7B9920) Low Skew Clock Buffer
CY7B9911 High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB
CY7B9911V High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
1CY 7B9 92 0 fax id: 3516 CY7B9910 CY7B9920 Low Skew Clock Buffer Features • • • • • • • • • All outputs skew <100 ps typical (250 max.) 15- to 80-MHz output operation Zero input to output delay 50% duty-cycle outputs Outputs drive 50Ω terminated lines Low operating current 24-pin SOIC package Jitter: <200 ps peak to peak, <25 ps RMS Compatible with Pentium™-based processors Block Diagram Description Phase Frequency Detector and Filter These two blocks accept inputs from the reference frequency (REF) input and the feedback (FB) input and generate correction information to control the frequency of the Voltage-Controlled Oscillator (VCO). These blocks, along with the VCO, form a Phase-Locked Loop (PLL) that tracks the incoming REF signal.