Datasheet4U Logo Datasheet4U.com

CY7C0837V - Synchronous Dual-Port RAM

Description

The FLEx18 family includes 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS.

Two ports are provided, permitting independent, simultaneous access to any location in memory.

Features

  • True dual-ported memory cells that allow simultaneous access of the same memory location.
  • Synchronous pipelined operation.
  • Family of 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit devices.
  • Pipelined output mode allows fast operation.
  • 0.18-micron CMOS for optimum speed and power.
  • High-speed clock to data access.
  • 3.3V low power.
  • Active as low as 225 mA (typ).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009V 128K x 8 Dual-Port Static RAM Cypress
CY7C018 64K/128K x 8/9 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C0837AV (CY7C08xxxV) FLEx18 3.3V 64K/128K x 36 and 128K/256K x 18 Synchronous Dual-Port RAM
CY7C0830AV (CY7C08xxxV) FLEx18 3.3V 64K/128K x 36 and 128K/256K x 18 Synchronous Dual-Port RAM
CY7C0830V Synchronous Dual-Port RAM
CY7C0831AV Synchronous Dual-Port RAM
CY7C0831V Synchronous Dual-Port RAM

Full PDF Text Transcription

Click to expand full text
CY7C093794V CY7C093894V CY7C09289V CY7C09369V CY7C09379V CY7C09389V3.3V 64K/128K x 36 and 128K/256K x 18 Synchronous Dual-Port RAM PRELIMINARY CY7C0837V CY7C0830V/CY7C0831V CY7C0832V/CY7C0833V FLEx18TM 3.3V 32K/64K/128K/256K/512K x 18 Synchronous Dual-Port RAM Features • True dual-ported memory cells that allow simultaneous access of the same memory location • Synchronous pipelined operation • Family of 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit devices • Pipelined output mode allows fast operation • 0.18-micron CMOS for optimum speed and power • High-speed clock to data access • 3.
Published: |