Datasheet4U Logo Datasheet4U.com

CY7C1165KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture

This page provides the datasheet information for the CY7C1165KV18, a member of the CY7C1161KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture family.

Description

The CY7C1161KV18, CY7C1176KV18, CY7C1163KV18, and CY7C1165KV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with QDR II+ architecture.

Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array.

Features

  • Configurations With Read Cycle Latency of 2.5 cycles: CY7C1161KV18.
  • 2 M x 8 CY7C1176KV18.
  • 2 M x 9 CY7C1163KV18.
  • 1 M x 18 CY7C1165KV18.
  • 512 K x 36 Separate independent read and write data ports.
  • Supports concurrent transactions 550-MHz clock for high bandwidth Four-word burst for reducing address bus frequency Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz Available in 2.5 clock cycle latenc.

📥 Download Datasheet

Datasheet preview – CY7C1165KV18

Datasheet Details

Part number CY7C1165KV18
Manufacturer Cypress Semiconductor
File Size 908.73 KB
Description 18-Mbit QDR II SRAM Four-Word Burst Architecture
Datasheet download datasheet CY7C1165KV18 Datasheet
Additional preview pages of the CY7C1165KV18 datasheet.

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C11651KV18 - 18-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1165V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture
  • CY7C11611KV18 - 18-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1161KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture
  • CY7C1161V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture
  • CY7C11631KV18 - 18-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1163KV18 - 18-Mbit QDR II SRAM Four-Word Burst Architecture
  • CY7C1163V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1161KV18, CY7C1176KV18 CY7C1163KV18, CY7C1165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Configurations With Read Cycle Latency of 2.5 cycles: CY7C1161KV18 – 2 M x 8 CY7C1176KV18 – 2 M x 9 CY7C1163KV18 – 1 M x 18 CY7C1165KV18 – 512 K x 36 Separate independent read and write data ports ❐ Supports concurrent transactions 550-MHz clock for high bandwidth Four-word burst for reducing address bus frequency Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz Available in 2.
Published: |