CY7C1418JV18 - 36-Mbit DDR-II SRAM 2-Word Burst Architecture

Description

The CY7C1416JV18, CY7C1427JV18, CY7C1418JV18 and CY7C1420JV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II architecture.

The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a 1-bit burst counter.

Features

Functional.

Cypress Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	CY7C1418JV18
Manufacturer	Cypress Semiconductor
File Size	683.54 KB
Description	36-Mbit DDR-II SRAM 2-Word Burst Architecture
Datasheet	CY7C1418JV18 Datasheet
Additional preview pages of the CY7C1418JV18 datasheet.

📁 Similar Datasheet

CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C1418AV18 - (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418BV18 - 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418KV18 - 36-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C141 - 1K x 8 Dual-Port Static RAM
CY7C1410AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1410JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture
CY7C1410V18 - (CY7C14xxV18) SRAM 2-Word Burst Architecture
CY7C1411AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY7C1416JV18, CY7C1427JV18, CY7C1418JV18 and CY7C1420JV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a 1-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided.

Published: Jul 19, 2009 |