Datasheet4U Logo Datasheet4U.com

CY7C1463BV33 - 36-Mbit (2 M x 18) Flow-Through SRAM

📥 Download Datasheet

Overview

CY7C1463BV33 36-Mbit (2 M × 18) Flow-Through SRAM with NoBL™ Architecture 36-Mbit (2 M × 18) Flow-Through SRAM with NoBL™.

Key Features

  • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles.
  • Supports up to 133-MHz bus operations with zero wait states.
  • Data is transferred on every clock.
  • Pin-compatible and functionally equivalent to ZBT™ devices.
  • Internally self timed output buffer control to eliminate the need to use OE.
  • Registered inputs for flow through operation.
  • Byte Write capability.
  • 3.3 V/2.5 V I/O power supply.
  • Fast clock-to-output times.

More Datasheets from Cypress (now Infineon)

Part Number Description
CY7C1463AV25 Flow-Through SRAM
CY7C1463AV33 Flow-Through SRAM
CY7C1463KV33 36-Mbit (1M x 36/2M x 18) Flow-Through SRAM
CY7C146 2K x 8 Dual-Port Static RAM
CY7C1460AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM
CY7C1460AV33 36-Mbit Pipelined SRAM
CY7C1460BV25 36-Mbit (1 M x 36/2 M x 18) Pipelined SRAM
CY7C1460KV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM
CY7C1460KV33 36-Mbit (1M x 36/2M x 18) Pipelined SRAM
CY7C1460KVE25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM