Datasheet4U Logo Datasheet4U.com

CY7C149 - (CY7C148 / CY7C149) 1K x 4 Static RAM

This page provides the datasheet information for the CY7C149, a member of the CY7C148 (CY7C148 / CY7C149) 1K x 4 Static RAM family.

Datasheet Summary

Description

The CY7C148 and CY7C149 are high-performance CMOS static RAMs organized as 1024 by 4 bits.

2 A5 A6 V CC A7 INPUTBUFF

Features

  • Automatic power-down when deselected (7C148) CMOS for optimum speed/power 25-ns access time Low active power.
  • 440 mW (commercial) sion is provided by an active LOW chip select (CS) input and three-state outputs. The CY7C148 remains in a low-power mode as long as the device remains unselected; i. e. , (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY7C149 does not affect the power dissipation of.

📥 Download Datasheet

Datasheet preview – CY7C149

Datasheet Details

Part number CY7C149
Manufacturer Cypress Semiconductor
File Size 152.57 KB
Description (CY7C148 / CY7C149) 1K x 4 Static RAM
Datasheet download datasheet CY7C149 Datasheet
Additional preview pages of the CY7C149 datasheet.

📁 Similar Datasheet

  • CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C140 - 1K x 8 Dual-Port Static Ram
  • CY7C140 - 1K x 8 Dual-Port Static RAM
  • CY7C141 - 1K x 8 Dual-Port Static RAM
  • CY7C1410AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
  • CY7C1410JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture
  • CY7C1410V18 - (CY7C14xxV18) SRAM 2-Word Burst Architecture
  • CY7C1411AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C1411BV18 - (CY7C14xxBV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C148 CY7C149 1Kx4 Static RAM Features • • • • Automatic power-down when deselected (7C148) CMOS for optimum speed/power 25-ns access time Low active power — 440 mW (commercial) sion is provided by an active LOW chip select (CS) input and three-state outputs. The CY7C148 remains in a low-power mode as long as the device remains unselected; i.e., (CS) is HIGH, thus reducing the average power requirements of the device. The chip select (CS) of the CY7C149 does not affect the power dissipation of the device. Writing to the device is accomplished when the chip select (CS) and write enable (WE) inputs are both LOW. Data on the I/O pins (I/O 0 through I/O 3) is written into the memory locations specified on the address pins (A 0 through A 9).
Published: |