Datasheet4U Logo Datasheet4U.com

CY7C245A - 2K x 8 Reprogrammable Registered PROM

This page provides the datasheet information for the CY7C245A, a member of the CY7 2K x 8 Reprogrammable Registered PROM family.

Datasheet Summary

Description

The CY7C245A is a high-performance, 2K x 8, electrically programmable, read-only memory packaged in a slim 300-mil plastic or hermetic DIP.

The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed.

Features

  • Windowed for reprogrammability.
  • CMOS for optimum speed/power.
  • High speed.
  • 15-ns address set-up.
  • 10-ns clock to output.
  • Low power.
  • 330 mW (commercial) for -25 ns.
  • 660 mW (military).
  • Programmable synchronous or asynchronous output enable.
  • On-chip edge-triggered registers.
  • Programmable asynchronous register (INIT).
  • EPROM technology, 100% programmable.
  • Slim, 300-mil, 24-pin plastic o.

📥 Download Datasheet

Datasheet preview – CY7C245A

Datasheet Details

Part number CY7C245A
Manufacturer Cypress Semiconductor
File Size 227.64 KB
Description 2K x 8 Reprogrammable Registered PROM
Datasheet download datasheet CY7C245A Datasheet
Additional preview pages of the CY7C245A datasheet.

📁 Similar Datasheet

  • CY7C225 - 512 x 8 Registered PROM (Cypress)
  • CY7C277 - 32K x 8 Reprogrammable Registered PROM (Cypress)
  • CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C009V - 128K x 8 Dual-Port Static RAM (Cypress)
  • CY7C018 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C018V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
  • CY7C019V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
  • CY7C2170KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
  • CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
  • CY7C225A - 512 x 8 Registered PROM
  • CY7C2262XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
  • CY7C2263KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C245A 2K x 8 Reprogrammable Registered PROM Features • Windowed for reprogrammability • CMOS for optimum speed/power • High speed — 15-ns address set-up — 10-ns clock to output • Low power — 330 mW (commercial) for -25 ns — 660 mW (military) • Programmable synchronous or asynchronous output enable • On-chip edge-triggered registers • Programmable asynchronous register (INIT) • EPROM technology, 100% programmable • Slim, 300-mil, 24-pin plastic or hermetic DIP • 5V ±10% VCC, commercial and military • TTL-compatible I/O • Direct replacement for bipolar PROMs • Capable of withstanding greater than 2001V static discharge Logic Block Diagram INIT A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 CP COLUMN ADDRESS ADDRESS DECODER PROGRAMMABLE INITIALIZE WORD ROW ADDRESS PROGRAMMABLE ARRAY MULTIPLEXER O 7 F
Published: |