Datasheet4U Logo Datasheet4U.com

CYD09S72V - Synchronous Dual-Port RAM

This page provides the datasheet information for the CYD09S72V, a member of the CYD04S72V Synchronous Dual-Port RAM family.

Datasheet Summary

Description

The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS.

Two ports are provided, permitting independent, simultaneous access to any location in memory.

Features

  • True dual-ported memory cells that allow simultaneous access of the same memory location.
  • Synchronous pipelined operation.
  • Family of 4-Mbit, 9-Mbit and 18-Mbit devices.
  • Pipelined output mode allows fast operation.
  • 0.18-micron CMOS for optimum speed and power.
  • High-speed clock to data access.
  • 3.3V low power.
  • Active as low as 225 mA (typ).
  • Standby.

📥 Download Datasheet

Datasheet preview – CYD09S72V

Datasheet Details

Part number CYD09S72V
Manufacturer Cypress Semiconductor
File Size 609.36 KB
Description Synchronous Dual-Port RAM
Datasheet download datasheet CYD09S72V Datasheet
Additional preview pages of the CYD09S72V datasheet.

📁 Similar Datasheet

  • CYDC128B16 - ConsuMoBL Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CYD09S72V18 - Dual Port SRAM
  • CYD09S18V18 - Dual Port SRAM
  • CYD09S36V - (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
  • CYD09S36V18 - Dual Port SRAM
  • CYD01S36V - (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
  • CYD02S36V - 3.3 V (64 K x 36) Synchronous Dual-Port RAM
  • CYD02S36V18 - Dual Port SRAM
  • CYD02S36VA - 3.3 V (64 K x 36) Synchronous Dual-Port RAM

Full PDF Text Transcription

Click to expand full text
PRELIMINARY CYD04S72V CYD09S72V CYD18S72V FLEx72™ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features • True dual-ported memory cells that allow simultaneous access of the same memory location • Synchronous pipelined operation • Family of 4-Mbit, 9-Mbit and 18-Mbit devices • Pipelined output mode allows fast operation • 0.18-micron CMOS for optimum speed and power • High-speed clock to data access • 3.3V low power — Active as low as 225 mA (typ) • • • • • • • — Standby as low as 55 mA (typ) Mailbox function for message passing Global master reset Separate byte enables on both ports Commercial and industrial temperature ranges IEEE 1149.
Published: |