Datasheet4U Logo Datasheet4U.com

CYD36S36V18 - Dual Port SRAM

This page provides the datasheet information for the CYD36S36V18, a member of the CYDXXS72V18 Dual Port SRAM family.

Description

The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS.

Two ports are provided, enabling simultaneous access to the array.

Features

  • Functional.

📥 Download Datasheet

Datasheet preview – CYD36S36V18

📁 Similar Datasheet

  • CYDC128B16 - ConsuMoBL Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CYD36S18V18 - Dual Port SRAM
  • CYD36S72V18 - Dual Port SRAM
  • CYD01S36V - (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
  • CYD02S36V - 3.3 V (64 K x 36) Synchronous Dual-Port RAM
  • CYD02S36V18 - Dual Port SRAM
  • CYD02S36VA - 3.3 V (64 K x 36) Synchronous Dual-Port RAM
  • CYD04S18V18 - (CYDxxS18(36)V18) 18-Mb/9-Mb/4-Mb x36/x18 FullFlex Dual-Ports
  • CYD04S36V - (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

Full PDF Text Transcription

Click to expand full text
CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex™ Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features ■ ■ Functional Description The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS. Two ports are provided, enabling simultaneous access to the array. Simultaneous access to a location triggers deterministic access control. For FullFlex72 these ports operate independently with 72-bit bus widths and each port is independently configured for two pipelined stages. Each port is also configured to operate in pipelined or flow through mode.
Published: |