Datasheet4U Logo Datasheet4U.com

CYM1441 - 256K x 8 Static RAM Module

Datasheet Summary

Description

The CYM1441 is a very high performance 2-megabit static RAM module organized as 256K words by 8 bits.

The module is constructed using eight 256K x 1 static RAMs in SOJ packages mounted onto an epoxy laminate substrate with pins.

Features

  • High-density 2-megabit SRAM module.
  • High-speed CMOS SRAMs.
  • Access time of 20 ns.
  • Low active power.
  • 5.3W (max. ).
  • SMD technology.
  • Separate data I/O.
  • 60-pin ZIP package.
  • TTL-compatible inputs and outputs.
  • Low profile.
  • Max. height of 0.5 in.
  • Small PCB footprint.
  • 1.14 sq. in. Functional.

📥 Download Datasheet

Datasheet preview – CYM1441

Datasheet Details

Part number CYM1441
Manufacturer Cypress Semiconductor
File Size 196.34 KB
Description 256K x 8 Static RAM Module
Datasheet download datasheet CYM1441 Datasheet
Additional preview pages of the CYM1441 datasheet.

📁 Similar Datasheet

Other Datasheets by Cypress Semiconductor
  • CYM1464 - 512Kx8 Static RAM Module
  • CYM1465A - 512K x 8 PDIP Static RAM
  • CYM1471 - (CYM1471 / CYM1481) 2048k X 8 SRAM Module
  • CYM1481 - (CYM1471 / CYM1481) 2048k X 8 SRAM Module
  • CYM1821 - 16K x 32 Static RAM Module
  • CYM1831 - 64K x 32 Static RAM Module
  • CYM1846 - 512K x 32 Static RAM Module
  • CYM1851 - 1024K x 32 Static RAM Module

Full PDF Text Transcription

Click to expand full text
41 www.DataSheet4U.com CYM1441 256K x 8 Static RAM Module Features • High-density 2-megabit SRAM module • High-speed CMOS SRAMs — Access time of 20 ns • Low active power — 5.3W (max.) • SMD technology • Separate data I/O • 60-pin ZIP package • TTL-compatible inputs and outputs • Low profile — Max. height of 0.5 in. • Small PCB footprint — 1.14 sq. in. Functional Description The CYM1441 is a very high performance 2-megabit static RAM module organized as 256K words by 8 bits. The module is constructed using eight 256K x 1 static RAMs in SOJ packages mounted onto an epoxy laminate substrate with pins. Two chip selects (CSL and CSU) are used to independently enable the upper and lower 4 bits of the data word.
Published: |