CYV15G0402DXB - Quad HOTLink SERDES

Datasheet Summary

Description

The CYP(V)15G0402DXB[1] Quad HOTLink II™ SERDES is a point-to-point communications building block allowing the transfer of preencoded data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195 to 1500 MBaud per serial li

Features

Second-generation HOTLink® technology.
Compliant to multiple standards.
Fibre Channel, Gigabit Ethernet (IEEE802.3z), ESCON® and DVB-ASI.
CYV15G0402DXB compliant to SMPTE 259M and SMPTE 292M www. DataSheet4U. com.
Quad-channel transceiver operates from 195 to 1500 Mbps serial data rate.
Aggregate throughput of 12 Gbps.
10-bit unencoded data transport.
Selectable parity check/generate.
Four independent 10-bit channels.

Cypress Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	CYV15G0402DXB
Manufacturer	Cypress Semiconductor
File Size	667.38 KB
Description	Quad HOTLink SERDES
Datasheet	CYV15G0402DXB Datasheet
Additional preview pages of the CYV15G0402DXB datasheet.

📁 Similar Datasheet

Other Datasheets by Cypress Semiconductor

CYV15G0401DXB - Quad HOTLink Transceiver
CYV15G0403DXB - Independent Clock Quad HOTLink Transceiver
CYV15G0403TB - Independent Clock Quad HOTLink Serializer
CYV15G0404DXB - Independent Clock Quad HOTLink Transceiver
CYV15G0404RB - Independent Clock Quad HOTLink Reclocking Deserializer
CYV15G0100EQ - Prosumer Video Cable Equalizer
CYV15G0101DXB - Single-channel HOTLink Transceiver
CYV15G0101EQ - Multi-Rate Video Cable Equalizer

Full PDF Text Transcription

Click to expand full text

CYP15G0402DXB CYV15G0402DXB Quad HOTLink II™ SERDES Features • Second-generation HOTLink® technology • Compliant to multiple standards — Fibre Channel, Gigabit Ethernet (IEEE802.3z), ESCON® and DVB-ASI — CYV15G0402DXB compliant to SMPTE 259M and SMPTE 292M www.DataSheet4U.com • Quad-channel transceiver operates from 195 to 1500 Mbps serial data rate — Aggregate throughput of 12 Gbps • 10-bit unencoded data transport • Selectable parity check/generate • Four independent 10-bit channels with separate Clock and Data Recovery for each channel • Selectable input clocking options • MultiFrame™ Receive Framer — Comma or full K28.

Published: May 8, 2008 |