PSoC62 Datasheet PDF (Programmable System-on-Chip) | Download Cypress Semiconductor PSoC62

PSoC62 - Programmable System-on-Chip

Description

PSoC® is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with Arm® Cortex® CPUs (single and multi-core).

Features

32-bit Dual Core CPU Subsystem.
150-MHz Arm Cortex-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit).
100-MHz Cortex M0+ CPU.
User-selectable core logic operation at either 1.1 V or 0.9 V.
Inter-processor communication supported in hardware.
8 KB 4-way set-associative Instruction Caches for the M4 and M0+ CPUs respectively.
Active CPU power consumption sl.

Datasheet Details

Part number	PSoC62
Manufacturer	Cypress
File Size	966.95 KB
Description	Programmable System-on-Chip
Datasheet	PSoC62 Datasheet
Additional preview pages of the PSoC62 datasheet.

📁 Similar Datasheet

PSoC4100 - Programmable System-on-Chip (Cypress)

PSoC4100PS - Programmable System-on-Chip (Cypress)

PSO-0505 - ECONOLING - DC/DC - CONVERTER (Recom International Power)

PSOT03 - STANDARD CAPACITANCE TVS ARRAY (Protek Devices)

PSOT03C - STANDARD CAPACITANCE TVS ARRAY (Protek Devices)

PSOT03LC - 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY (Protek Devices)

PSOT05 - STANDARD CAPACITANCE TVS ARRAY (Protek Devices)

PSOT053 - 300 WATT TVS ARRAY (Protek Devices)

PSOT05C - STANDARD CAPACITANCE TVS ARRAY (Protek Devices)

PSOT05C3 - 300 WATT TVS ARRAY (Protek Devices)

Full PDF Text Transcription

Click to expand full text

PSoC® 6 MCU: PSoC 62 Datasheet Programmable System-on-Chip (PSoC®) General Description PSoC® is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with Arm® Cortex® CPUs (single and multi-core). The PSoC 6 product family, based on an ultra low-power 40-nm platform, is a combination of a dual-core microcontroller with low-power Flash technology and digital programmable logic, high-performance analog-to-digital and digital-to-analog conversion, low-power comparators, and standard communication and timing peripherals. Features 32-bit Dual Core CPU Subsystem ■ 150-MHz Arm Cortex-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit) ■ 100-MHz Cortex M0+ CPU ■ User-selectable core logic operation at either 1.

Published: Jun 10, 2019 |