Datasheet4U Logo Datasheet4U.com

ULTRA37000 - 5V/ 3.3V/ ISR High-Performance CPLDs

General Description

The Ultra37000™ family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance.

The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs.

Key Features

  • In-System Reprogrammable™ (ISR™) CMOS CPLDs.
  • JTAG interface for reconfigurability.
  • Design changes do not cause pinout changes.
  • Design changes do not cause timing changes.
  • High density.
  • 32 to 512 macrocells.
  • 32 to 264 I/O pins.
  • Five dedicated inputs including four clock pins.
  • Simple timing model.
  • No fanout delays.
  • No expander delays.
  • No dedicated vs. I/O pin delays.
  • No additional.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ULTVSP12VCESPT SURFACE MOUNT DEVICES ETC
ULTVSP12VESPT SURFACE MOUNT DEVICES ETC
ULTVSP15VCESPT SURFACE MOUNT DEVICES ETC
ULTVSP15VESPT SURFACE MOUNT DEVICES ETC
ULTVSP18VCESPT SURFACE MOUNT DEVICES ETC

Other Datasheets by Cypress (now Infineon)

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features • In-System Reprogrammable™ (ISR™) CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes • High density — 32 to 512 macrocells — 32 to 264 I/O pins — Five dedicated inputs including four clock pins • Simple timing model — No fanout delays — No expander delays — No dedicated vs. I/O pin delays — No additional delay through PIM — No penalty for using full 16 product terms • • • • — No delay for steering or sharing product terms 3.