Datasheet4U Logo Datasheet4U.com

VIC068A-NC - VMEbus Interface Controller

This page provides the datasheet information for the VIC068A-NC, a member of the VIC VMEbus Interface Controller family.

Description

The VMEbus interface controller (VIC068A) is a single chip designed to minimize the cost and board area requirements and to maximize performance of the VMEbus interface of a VMEbus master/slave module.

This can be implemented on VIC068A either an 8-bit, 16-bit, or 32-bit VMEbus system.

Features

  • Complete VMEbus interface controller and arbiter.
  • 58 internal registers provide configuration control and status of VMEbus and local operations.
  • Drives arbitration, interrupt, address modifier utility, strobe, address lines A07 through A01 and data lines D07 through D00 directly, and provides signals for control logic to drive remaining address and data lines.
  • Direct connection to 68xxx family and mappable to non-68xxx processors Complete master/slave capabil.

📥 Download Datasheet

Datasheet preview – VIC068A-NC

Datasheet Details

Part number VIC068A-NC
Manufacturer Cypress
File Size 280.08 KB
Description VMEbus Interface Controller
Datasheet download datasheet VIC068A-NC Datasheet
Additional preview pages of the VIC068A-NC datasheet.

📁 Similar Datasheet

  • VIC068 - VMEbus Interface Controller (VTC)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
VIC068A VMEbus Interface Controller Features • Complete VMEbus interface controller and arbiter — 58 internal registers provide configuration control and status of VMEbus and local operations — Drives arbitration, interrupt, address modifier utility, strobe, address lines A07 through A01 and data lines D07 through D00 directly, and provides signals for control logic to drive remaining address and data lines — Direct connection to 68xxx family and mappable to non-68xxx processors Complete master/slave capability • — Supports read, write, write posting, and block transfers — Accommodates VMEbus timing requirements with internal digital delay line (1⁄ 2-clock granularity) — Programmable metastability delay — Programmable data acquisition delays — Provides timeout timers for local bus and VME
Published: |