Datasheet4U Logo Datasheet4U.com

74LVCE1G125 - SINGLE BUFFER GATE

General Description

The 74LVCE1G125 is a single non-inverting buffer/bus driver with a 3-state output.

T he out put enters a high impedance state when a HIGH-level is applied to the output en able (OE) pin.

The device is designed for operation with a power supply range of 1.4V to 5.5V.

Key Features

  • OE 1 6 Vcc NC Y.
  • Extended Supply Voltage Range from 1.4 to 5.5V Switching speed characterized for operation at 1.5V Offers 30% speed improvement over LVC at 1.8V. ± 24mA Output Drive at 3.3V CMOS low power consumption IOFF Supports Partial-Power-Down Mode Operation Inputs accept up to 5.5V ESD Protection Tested per JESD 22 Exceeds 200-V Machine Model (A115-A) Exceeds 2000-V Human Body Model (A114-A) Latch-Up Exceed.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC00A LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE STMicroelectronics
74LVC00A Low-Voltage CMOS Quad 2-Input NAND Gate ON Semiconductor
74LVC00A Quad 2-input NAND gate nexperia
74LVC00A-Q100 Quad 2-input NAND gate nexperia
74LVC00AD Quad 2-input NAND gate nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74LVCE1G126 SINGLE BUFFER GATE
74LVCE1G00 SINGLE 2 INPUT POSITIVE NAND GATE
74LVCE1G02 SINGLE 2 INPUT POSITIVE NOR GATE
74LVCE1G04 SINGLE INVERTER GATE
74LVCE1G06 SINGLE INVERTER BUFFER/DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVCE1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The 74LVCE1G125 is a single non-inverting buffer/bus driver with a 3-state output. T he out put enters a high impedance state when a HIGH-level is applied to the output en able (OE) pin. The device is designed for operation with a power supply range of 1.4V to 5.5V. T allowing this devic e to he inputs are t olerant to 5.5 V be us ed i n a mi xed v oltage Pin Assignments (Top View) OE A 1 2 4 5 Vcc environment. The device is full y s pecified for partial po wer GND 3 Y NEW PRODUCT down a pplications usin g I OFF. The I OFF circuitry dis ables the output preventing damaging current backflow when the device is powered down.