Datasheet4U Logo Datasheet4U.com

74LVCH2T45 - DUAL BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER

General Description

The 74LVCH2T45 is a dual-bit, dual-supply transceiver with tri-state outputs suitable for transmitting two logic bits across different voltage domains.

Key Features

  • Wide Supply Voltage Range:.
  • VCC(A): from 1.2V to 5.5V.
  • VCC(B): from 1.2V to 5.5V.
  • ± 24mA Output Drive at 3.3V.
  • CMOS Low Power Consumption 16µA Maximum ICC.
  • High Noise Immunity.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • IOFF Controlled by Either VCC Being at 0V.
  • Inputs Accept up to 5.5V.
  • Maximum data rates:.
  • 420Mbps (3.3V to 5V translation).
  • 210Mbps (translate to 3.3V).
  • 140Mbps (translate to 2.5V).
  • 75Mbps (translate to.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVCH2T45 Dual supply translating transceiver nexperia
74LVCH2T45-Q100 Dual supply translating transceiver nexperia
74LVCH2373A Octal D-type transparent latch NXP
74LVCH244A Octal buffer/line driver nexperia
74LVCH244A-Q100 Octal buffer/line driver nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74LVCH244A OCTAL BUFFER/LINE DRIVER
74LVCH245A OCTAL BUS TRANSCEIVER
74LVC00A QUADRUPLE 2-INPUT NAND GATES
74LVC04A HEX BUFFERS
74LVC06A HEX INVERTERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVCH2T45 DUAL BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS Description Pin Assignments The 74LVCH2T45 is a dual-bit, dual-supply transceiver with tri-state outputs suitable for transmitting two logic bits across different voltage domains. The direction pin (DIR) and Port A, consisting of pins 1A and 2A, have logic levels in relation to VCC(A) while port B, consisting of pins 1B and 2B have logic levels related to VCC(B). This arrangement allows for universal low-voltage translation between any voltages from 1.2V to 5.5V. When a HIGH logic level is applied to the direction pin, port A pins become inputs and port B pins are outputs. Conversely, the roles of the ports are reversed when the direction pin is asserted LOW.