Data Delay Devices 3D3323
The 3D3323 Triple Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains three matched, independent delay lines. The input is reproduced at the output without inversion, shifted in time as per the user-specified dash number.| Part No. | 3D3323 |
|---|---|
| Datasheet | 3D3323 Download |
| Manufacturer |  Data Delay Devices |
| Description | MONOLITHIC TRIPLE FIXED DELAY LINE |
| Buy | Stock & Price |
FEATURES
●●
●
●
●
●
●
●
●
●
●
● All-silicon, low-power CMOS technology Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise Leading- and trailing-edge accuracy Delay range: 10 through 6000ns Delay tolerance: 2% or 1.0ns Temperature stability: ±3% typ (-40C to 85C) Vdd stability: ±1% typical (3.0V to 3.6V) Minimum input pulse width: 20% of total delay 14-pin DIP available as drop-in replacement for hybrid delay lines I1 I2 I3 GND 1 2 3 4 8 7 6 5 PACKAGES VDD O1 O2 O3 I1 N/C I2 N/C I3 N/C GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VDD N/C O1 N/C O2 N/C O3 3D3323M DIP 3D3323H Gull-Wing I1 I2 I3 GND 1 2 3 4 8 7 6 5 VDD O1 O2 O3 3D3323Z SOIC (150 Mil) 3D3323 DIP 3D3323G Gull-Wing 3D3323K Unused pins removed For mechanical dimensions, click here. For package marking details, click here. FUNCTIONAL
DESCRIPTION
Delay values can range from 10ns through 6000ns. The 3D3323 is CMOS-compatible and features both rising- and falling-edge accuracy. PIN DESCRIPTIONS I1 I2 I...
