3D7408 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE

Description

The 3D7408 Programmable 8-Bit Silicon Delay Line product family consists of 8-bit, user-programmable CMOS silicon integrated circuits.

Delay values, programmed either via the serial or parallel interface, can be varied over 255 equal steps ranging from 250ps to 5.0ns inclusively.

Features

All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg. ) Low ground bounce noise Leading- and trailing-edge accuracy Increment range: 0.25 through 5.0ns Delay tolerance: 1% (See Table 1) Temperature stability: ±3% typical (0C-70C) Vdd stability: ±1% typical (4.75V-5.25V) Minimum input pulse widt.

Data Delay Devices

📥 Download Datasheet

Datasheet Details

Part number	3D7408
Manufacturer	Data Delay Devices
File Size	77.46 KB
Description	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
Datasheet	3D7408 Datasheet
Additional preview pages of the 3D7408 datasheet.

📁 Similar Datasheet

3D7501 - MONOLITHIC MANCHESTER ENCODER (ETC)
3D7503 - MONOLITHIC MANCHESTER ENCODER/DECODER (ETC)

Other Datasheets by Data Delay Devices

3D7418 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7424 - MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D7428 - MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
3D7444 - MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE
3D7005 - All Silicon Delay Line
3D7010 - MONOLITHIC 10-TAP FIXED DELAY LINE
3D7010G - MONOLITHIC 10-TAP FIXED DELAY LINE
3D7010S - MONOLITHIC 10-TAP FIXED DELAY LINE

Full PDF Text Transcription

Click to expand full text

3D7408 MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7408) FEATURES • • • • • • • • • • • • All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise Leading- and trailing-edge accuracy Increment range: 0.25 through 5.0ns Delay tolerance: 1% (See Table 1) Temperature stability: ±3% typical (0C-70C) Vdd stability: ±1% typical (4.75V-5.25V) Minimum input pulse width: 10% of total delay Programmable via 3-wire serial or 8-bit parallel interface IN AE SO/P0 P1 P2 P3 P4 GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 data 3 ® delay devices, inc.

Published: Jul 2, 2007 |