Datasheet Details
| Part number | P3R1GE4JGF |
|---|---|
| Manufacturer | Deutron Electronics |
| File Size | 2.91 MB |
| Description | 1G bits DDR2 SDRAM |
| Datasheet |
 P3R1GE4JGF Datasheet
|
|
|
Key Features
- Double-data-rate architecture; two data transfers per clock cycle.
- The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
- Differential clock inputs (CK and /CK).
- DLL aligns DQ and DQS transitions with CK transi.