Datasheet4U Logo Datasheet4U.com

DFPSQRT - Floating Point Pipelined Square Root Unit

Description

PIN clk rst en datai[31:0] datao[31:0] ofo ufo ifo TYPE Input Input Input Input DESCRIPTION Global system clock Global system reset Enable computing Data bus input Output Data bus output Output Overflow flag Output Underflow flag Output Invalid result flag All trademarks mentioned in this docume

Features

  • Full IEEE-754 compliance Single precision real format support Simple interface No programming required 9 levels pipelining 24-bit accuracy, 6 fractional decimal digits Results available at every clock Fully configurable Delivery the IP Core updates, minor and major versions changes Delivery the documentation updates Phone & email support.

📥 Download Datasheet

Datasheet preview – DFPSQRT

Datasheet Details

Part number DFPSQRT
Manufacturer Digital Core Design
File Size 178.99 KB
Description Floating Point Pipelined Square Root Unit
Datasheet download datasheet DFPSQRT Datasheet
Additional preview pages of the DFPSQRT datasheet.

📁 Similar Datasheet

  • DFP1000 - Dual output 1000 Watt AC/DC PFC front-end for distributed power architectures (Artesyn Technologies)
  • DFP14 - Thick Film Resistor Networks Flat Pack (Vishay Siliconix)
  • DFP16 - Thick Film Resistor Networks Flat Pack (Vishay Siliconix)
  • DFP2N60 - N-Channel MOSFET (DnI)
  • DFP30N06 - N-Channel MOSFET (DnI)
  • DFP4N60 - N-Channel MOSFET (DnI)
  • DFP50N06 - N-Channel MOSFET (DnI)
  • DFP630 - N-Channel MOSFET (DnI)
  • DFP634 - N-Channel MOSFET (DnI)
  • DFP640 - N-Channel MOSFET (DnI)
Other Datasheets by Digital Core Design
  • DFP2INT - Floating Point To Integer Pipelined Converter
  • DFPADD - Floating Point Pipelined Adder Unit
  • DFPAU - Floating Point Arithmetic Coprocessor
  • DFPAU-DP - Floating Point Arithmetic Coprocessor Double Precision
  • DFPCOMP - Floating Point Comparator Unit
  • DFPDIV - Floating Point Pipelined Divider Unit
  • DFPIC1655X - High Performance Configurable 8-bit RISC Microcontroller
  • DFPIC165X - High Performance 8-bit RISC Microcontroller

Full PDF Text Transcription

Click to expand full text
DFPSQRT www.DataSheet4U.com Floating Point Pipelined Square Root Unit ver 2.90 OVERVIEW ♦ Fully synthesizable, static synchronous design with no internal tri-states The DFPSQRT uses the pipelined mathematics algorithm to compute square root function. The input number format is according to IEEE-754 standard. DFPSQRT supports single precision real numbers. SQRT operation can be pipelined up to 9 levels. Input data are fed every clock cycle. The first result appears after 9 clock periods latency and next results are available each clock cycle. Precision and accuracy are parameterized.
Published: |