Datasheet4U Logo Datasheet4U.com

DP80C51 - Pipelined High Performance 8-bit Microcontroller

General Description

I/O Port 3.5, multifunctional Timer 1 external clock line I/O Port 3.6 External Data Memory write I/O Port 3.7 External Data Memory read Enable all external program memory Data bus from int.

RAM prog.

memory Data bus from int.

Key Features

  • 100% pin compatible with industry standard 8051 100% software compatible with industry standard 8051 Pipelined RISC architecture enables to execute instructions up to 10 times faster compared to standard 8051 24 times faster multiplication 12 times faster addition Up to 256 bytes of internal (on-chip) Data Memory Up to 64K bytes of internal (on-chip) or external (off-chip) Program Memory Up to 64K bytes of external (off-chip) Data Memory User programmable Program Memory Wait St.

📥 Download Datasheet

Datasheet Details

Part number DP80C51
Manufacturer Digital Core Design
File Size 385.30 KB
Description Pipelined High Performance 8-bit Microcontroller
Datasheet download datasheet DP80C51 Datasheet

Full PDF Text Transcription for DP80C51 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DP80C51. For precise diagrams, and layout, please refer to the original PDF.

DP80C51 www.DataSheet4U.com Pipelined High Performance 8-bit Microcontroller ver 4.01 OVERVIEW CPU FEATURES ● ● ● 100% pin compatible with industry standard 8051 100% sof...

View more extracted text
EATURES ● ● ● 100% pin compatible with industry standard 8051 100% software compatible with industry standard 8051 Pipelined RISC architecture enables to execute instructions up to 10 times faster compared to standard 8051 24 times faster multiplication 12 times faster addition Up to 256 bytes of internal (on-chip) Data Memory Up to 64K bytes of internal (on-chip) or external (off-chip) Program Memory Up to 64K bytes of external (off-chip) Data Memory User programmable Program Memory Wait States solution for wide range of memories speed User programmable External Data Memory Wait States solution for wide range of memories