Datasheet4U Logo Datasheet4U.com

74AUP1G98 - CONFIGURABLE MULTIPLE-FUNCTION GATE

Description

The 74AUP1G98 is a single, 3-input positive configurable multiple function gate with a standard push-pull output.

The output state is determined by eight patterns of 3-bit input.

The user can chose the logic functions MUX, AND, OR, NAND, NOR, inverter or non-inverting buffer.

📥 Download Datasheet

Datasheet preview – 74AUP1G98

Datasheet Details

Part number 74AUP1G98
Manufacturer DIODES
File Size 549.07 KB
Description CONFIGURABLE MULTIPLE-FUNCTION GATE
Datasheet download datasheet 74AUP1G98 Datasheet
Additional preview pages of the 74AUP1G98 datasheet.

📁 Similar Datasheet

  • 74AUP1G98 - Low Power Universal Configurable Two-Input Logic Gate (Fairchild Semiconductor)
  • 74AUP1G98 - Low-power configurable multiple function gate (NXP)
  • 74AUP1G98 - Low-power configurable multiple function gate (nexperia)
  • 74AUP1G97 - Low Power Universal Configurable Two-Input Logic Gate (Fairchild Semiconductor)
  • 74AUP1G97 - Low-power configurable multiple function gate (NXP)
  • 74AUP1G97 - Low-power configurable multiple function gate (nexperia)
  • 74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
  • 74AUP1G00 - Low-power 2-input NAND gate (nexperia)
  • 74AUP1G00-Q100 - Low-power 2-input NAND gate (nexperia)
  • 74AUP1G02 - Low-power 2-input NOR gate (NXP)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
NEW PRODUCT Description The 74AUP1G98 is a single, 3-input positive configurable multiple function gate with a standard push-pull output. The output state is determined by eight patterns of 3-bit input. The user can chose the logic functions MUX, AND, OR, NAND, NOR, inverter or non-inverting buffer. All inputs can be connected to ground or Vcc as required. The device is designed for operation with a power supply range of 0.8V to 3.6V. The inputs are tolerant to 3.6V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.
Published: |