Datasheet4U Logo Datasheet4U.com

74AUP2G86 - DUAL EXCLUSIVE OR GATE

Description

The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

The 74AUP2G86 is a dual two-input EXCLUSIVE OR gate.

Features

  • Advanced Ultra Low Power (AUP) CMOS.
  • Supply Voltage Range from 0.8V to 3.6V.
  • ±4mA Output Drive at 3.0V.
  • Low Static Power Consumption ICC < 0.9µA.
  • Low Dynamic Power Consumption CPD = 6 pF (Typical at 3.6V).
  • Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250 mV at VCC = 3.0V.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • ESD Protection Exceed.

📥 Download Datasheet

Datasheet preview – 74AUP2G86

Datasheet Details

Part number 74AUP2G86
Manufacturer DIODES
File Size 240.79 KB
Description DUAL EXCLUSIVE OR GATE
Datasheet download datasheet 74AUP2G86 Datasheet
Additional preview pages of the 74AUP2G86 datasheet.

📁 Similar Datasheet

  • 74AUP2G86 - Low Power Dual 2-Input EXCLUSIVE Gate (NXP)
  • 74AUP2G86 - Low-power dual 2-input EXCLUSIVE-OR gate (nexperia)
  • 74AUP2G80 - Low-power dual D-type flip-flop (NXP)
  • 74AUP2G80 - Low-power dual D-type flip-flop (nexperia)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
  • 74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
  • 74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
  • 74AUP2G02 - Low-power dual 2-input NOR gate (nexperia)
  • 74AUP2G04 - Low-power dual inverter (NXP)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
NEW PRODUCT 74AUP2G86 DUAL EXCLUSIVE OR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G86 is a dual two-input EXCLUSIVE OR gate. Both gates have push-pull outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. Each gate performs the positive Boolean function: Y = A ⊕ B or Y = AB + AB (Top View) X2-DFN1210-8 Features • Advanced Ultra Low Power (AUP) CMOS • Supply Voltage Range from 0.8V to 3.6V • ±4mA Output Drive at 3.
Published: |