Datasheet4U Logo Datasheet4U.com

74LVC1G86 - SINGLE 2 INPUT EXCLUSIVE OR GATE

General Description

The 74LVC1G86 is a single 2-input EXCLUSIVE OR gate with a standard push-pull output.

The device is designed for operation with a power supply range of 1.65V to 5.5V.

The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment.

Key Features

  • Wide Supply Voltage Range from 1.65 to 5.5V.
  • ± 24mA Output Drive at 3.3V.
  • CMOS Low Power Consumption.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • Inputs Accept Up to 5.5V.
  • ESD Protection Tested per JESD 22.
  • Exceeds 200-V Machine Model (A115).
  • Exceeds 2000-V Human Body Model (A114).
  • Exceeds 1000-V Charged Device Model (C101).
  • Latch-Up Exceeds 100mA per JESD 78, Class I.
  • Range of Package Options.
  • Direct Interface with TTL Levels.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC1G86 2-input EXCLUSIVE-OR gate NXP Semiconductors
74LVC1G86 2-input EXCLUSIVE-OR gate nexperia
74LVC1G86-Q100 2-input EXCLUSIVE-OR gate nexperia
74LVC1G80 Single D-type flip-flop nexperia
74LVC1G80-Q100 Single D-type flip-flop nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74LVC1G00 SINGLE 2 INPUT POSITIVE NAND GATE
74LVC1G02 SINGLE 2 INPUT POSITIVE NOR GATE
74LVC1G04 SINGLE INVERTER
74LVC1G06 SINGLE INVERTER BUFFER/DRIVER
74LVC1G07 SINGLE BUFFER/DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC1G86 SINGLE 2 INPUT EXCLUSIVE OR GATE Description The 74LVC1G86 is a single 2-input EXCLUSIVE OR gate with a standard push-pull output. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. The gate performs the positive Boolean function: Y  A  B or Y  AB  AB Features  Wide Supply Voltage Range from 1.65 to 5.5V  ± 24mA Output Drive at 3.3V  CMOS Low Power Consumption  IOFF Supports Partial-Power-Down Mode Operation  Inputs Accept Up to 5.