Datasheet4U Logo Datasheet4U.com

UMC5N - DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS

Datasheet Summary

Features

  • Epitaxial Planar Die Construction Surface Mount Package Suited for Automated Assembly Simplifies Circuit Design and Reduces Board Space Lead Free/RoHS Compliant (Note 1) "Green" Device (Note 2) SOT-353 3 2 1 (3) (2) R1 R2 Q2 R2 Q1 R1 (5) (1) Q1 R1 = 47kΩ R2 = 47kΩ Q2 R1 = 4.7kΩ R2 = 10kΩ NEW.

📥 Download Datasheet

Datasheet preview – UMC5N

Datasheet Details

Part number UMC5N
Manufacturer DIODES
File Size 275.63 KB
Description DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS
Datasheet download datasheet UMC5N Datasheet
Additional preview pages of the UMC5N datasheet.

📁 Similar Datasheet

  • UMC5NT1G - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC5NT2G - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC5 - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC2N - Power Management (Rohm)
  • UMC2N - NPN+PNP Digital Transistors (SeCoS)
  • UMC2NT1 - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC2NT1G - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC3 - Dual Common Base-Collector Bias Resistor Transistors (ON Semiconductor)
  • UMC33167 - STEP-UP/DOWN/INVERTING SWITCHING REGULATORS (UTC)
  • UMC3N - Dual Digital Transistors (JCET)
Other Datasheets by Diodes
  • UMC4N - DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS

Full PDF Text Transcription

Click to expand full text
UMC5N DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS Features • • • • • Epitaxial Planar Die Construction Surface Mount Package Suited for Automated Assembly Simplifies Circuit Design and Reduces Board Space Lead Free/RoHS Compliant (Note 1) "Green" Device (Note 2) SOT-353 3 2 1 (3) (2) R1 R2 Q2 R2 Q1 R1 (5) (1) Q1 R1 = 47kΩ R2 = 47kΩ Q2 R1 = 4.7kΩ R2 = 10kΩ NEW PRODUCT Mechanical Data • • • • • • • • Case: SOT-353 Case Material: Molded Plastic. UL Flammability Classification Rating 94V-0 Moisture Sensitivity: Level 1 per J-STD-020C Terminal Connections: See Diagram Terminals: Finish – Matte Tin Annealed Over Alloy 42 Leadframe. Solderable per MIL-STD-202, Method 208 Marking Information: See Page 4 Ordering Information: See Page 4 Weight: 0.
Published: |