Datasheet4U Logo Datasheet4U.com

F50L2G41XA-104BBG2B - 3.3V 2 Gbit SPI-NAND Flash Memory

Download the F50L2G41XA-104BBG2B datasheet PDF. This datasheet also covers the F50L2G41XA-104YG2B variant, as both devices belong to the same 3.3v 2 gbit spi-nand flash memory family and are provided as variant models within a single manufacturer datasheet.

General Description

Serial peripheral interface (SPI) NAND is an SLC NAND Flash memory device that provides a cost-effective nonvolatile memory storage solution where pin count must be kept to a minimum.

It is also an alternative solution to SPI NOR, offering superior write performance and cost per bit over SPI NOR.

Key Features

  • Single-level cell (SLC) technology.
  • Organization - Page size x1: 2176 bytes (2048 + 128 bytes) - Block size: 64 pages (128K + 8K bytes) - Device size: 2Gb (2 planes, 1024 blocks per plane).
  • Standard and extended SPI-compatible serial bus interface - Instruction, address on 1 pin; data out on 1, 2, or 4 pins - Instruction on 1 pin; address, data out on 2 or 4 pins - Instruction, address on 1 pin; data in on 1 or 4 pins.
  • User-selectable internal ECC supported - 8 bits/sector.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (F50L2G41XA-104YG2B-ESMT.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ESMT Flash FEATURES  Single-level cell (SLC) technology  Organization - Page size x1: 2176 bytes (2048 + 128 bytes) - Block size: 64 pages (128K + 8K bytes) - Device size: 2Gb (2 planes, 1024 blocks per plane)  Standard and extended SPI-compatible serial bus interface - Instruction, address on 1 pin; data out on 1, 2, or 4 pins - Instruction on 1 pin; address, data out on 2 or 4 pins - Instruction, address on 1 pin; data in on 1 or 4 pins  User-selectable internal ECC supported - 8 bits/sector  Array performance - 104 MHz clock frequency (MAX) - Page read: 25μs (MAX) with on-die ECC disabled; 70μs (MAX) with on-die ECC enabled - Page program: 200μs (TYP) with on-die ECC disabled; 220μs (TYP) with on-die ECC enabled - Block erase: 2ms (TYP)  Advanced features - Read page cache mode -