Datasheet4U Logo Datasheet4U.com

M13S128168A-6BG2S Datasheet

2m X 16 Bit X 4 Banks Double Data Rate Sdram

Manufacturer: ESMT (Elite Semiconductor Microelectronics Technology)

This datasheet includes multiple variants, all published together in a single manufacturer document.

M13S128168A-6BG2S Overview

Pin Name Function Pin Name Function A0~A1.

M13S128168A-6BG2S Key Features

  • Double-data-rate architecture, two data transfers per clock cycle
  • Bi-directional data strobe (DQS)
  • Differential clock inputs (CLK and CLK )
  • DLL aligns DQ and DQS transition with CLK transition
  • Four bank operation
  • CAS Latency : 2, 2.5, 3
  • Burst Type : Sequential and Interleave
  • Burst Length : 2, 4, 8
  • All inputs except data & DM are sampled at the rising edge of the system clock (CLK)
  • Data I/O transitions on both edges of data strobe (DQS)

M13S128168A-6BG2S Distributor