Datasheet4U Logo Datasheet4U.com

74C192 - MM74C192

General Description

The MM74C192 and MM74C193 up/down counters are monolithic complementary MOS (CMOS) integrated circuits.

The MM74C192 is a BCD counter, while the MM74C193 is a binary counter.

Key Features

  • s High noise margin: 1V guaranteed Drive 2 LPTTL loads s Tenth power TTL compatible: s Wide supply range: 3V to 15V s Carry and borrow outputs for N-bit cascading s Asynchronous clear s High noise immunity: 0.45 VCC (typ. ) Ordering Code: Order Number MM74C192N MM74C193M MM74C193N Package Number N16E M16A N16E Package.

📥 Download Datasheet

Datasheet Details

Part number 74C192
Manufacturer Unknown Manufacturer
File Size 95.48 KB
Description MM74C192
Datasheet download datasheet 74C192 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74C14 MM74C14 Fairchild Semiconductor
74C157 Quad 2-Input Multiplexers Fairchild Semiconductor
74C165 Parallel-Load 8-Bit Shift Register Fairchild
74C165 Parallel-Load 8-Bit Shift Register National Semiconductor
74C173 TRI-STATE Quad D Flip-Flop National Semiconductor

Other Datasheets by Unknown Manufacturer

Part Number Description
74C193 MM74C193

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74C192 • MM74C193 Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary Counter January 1991 Revised October 1999 MM74C192 • MM74C193 Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary Counter General Description www.DataSheet4U.com The MM74C192 and MM74C193 up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The MM74C192 is a BCD counter, while the MM74C193 is a binary counter. Counting up and counting down is performed by two count inputs, one being held high while the other is clocked. The outputs change on the positive-going transition of this clock. These counters feature preset inputs that are set when load is a logical “0” and a clear which forces all outputs to “0” when it is at a logical “1”.