Datasheet4U Logo Datasheet4U.com

74LS90 - DECADE COUNTER

Datasheet Summary

Description

The ’90 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divideby-five counter.

It can be connected to operate with a conventional BCD out­ put pattern or it can be connected to provide a 50% duty cycle output.

📥 Download Datasheet

Datasheet preview – 74LS90

Datasheet Details

Part number 74LS90
Manufacturer ETC
File Size 302.31 KB
Description DECADE COUNTER
Datasheet download datasheet 74LS90 Datasheet
Additional preview pages of the 74LS90 datasheet.

📁 Similar Datasheet

  • 74LS90 - Decade and Binary Counters (National Semiconductor)
  • 74LS90 - Decade and Binary Counters (Fairchild Semiconductor)
  • 74LS90 - DECADE COUNTER (Motorola)
  • 74LS90 - DIVIDE-BY-TWELVE AND BINARY COUNTERS (Texas Instruments)
  • 74LS91 - 8 Bit SHift Registers (Raytheon)
  • 74LS91 - 8-BIT SHIFT REGISTER (Texas Instruments)
  • 74LS92 - Divide-by-Twelve Counters (Hitachi Semiconductor)
  • 74LS92 - DECADE COUNTER (Motorola)
  • 74LS92 - DIVIDE-BY-TWELVE AND BINARY COUNTERS (Texas Instruments)
  • 74LS93 - 4-bit Binary Counters (Hitachi Semiconductor)
Other Datasheets by ETC
  • 74LS93 - DIVIDE-BY-SIXTEEN COUNTER
  • 74LS00 - QUAD 2-INPUT NAND GATE
  • 74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
  • 74LS134 - 12-input NAND gate
  • 74LS138 - 1-of-8 Decoder/Demultiplexer
  • 74LS158PC - Quad 2-Line to 1-Line Data Selectors/Multiplexers
  • 74LS168A - BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS
  • 74LS169 - BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

Full PDF Text Transcription

Click to expand full text
54/7490A 54LS/74LS90 DECADE COUNTER 90 CONNECTION DIAGRAM PINOUT A DESCRIPTION — The ’90 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divideby-five counter. It can be connected to operate with a conventional BCD out­ put pattern or it can be connected to provide a 50% duty cycle output. In the BCD mode, HIGH signals on the Master Set (MS) inputs set the outputs to BCD nine. HIGH signals on the Master Reset (MR) inputs force all outputs LOW. For a similar counter with corner power pins, see the ’LS290; for dual versions, see the ’LS390 and ’LS490. ORDERING CODE: See Section 9 PKGS PIN OUT COMMERCIAL GRADE Vcc = +5.0 V ±5%, T a = 0°C to +70°C MILITARY GRADE Vcc = +5.
Published: |