Datasheet4U Logo Datasheet4U.com

F29C51004 - high speed 524288 x 8 bit CMOS flash memory

Description

The F29C51004T/F29C51004B is a high speed 524,288 x 8 bit CMOS flash memory.

Writing or erasing the device is done with a single 5 Volt power supply.

The device has separate chip enable CE, write enable WE, and output enable OE controls to eliminate bus contention.

Features

  • a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase. Boot block architecture enables the device to boot from a protected sector located either at the top (F29C51004T) or the bottom (F29C51004B). All inputs and outputs are CMOS and TTL compatible. The F29C51004T/F29C51004B is ideal for.

📥 Download Datasheet

Datasheet Details

Part number F29C51004
Manufacturer Unknown Manufacturer
File Size 100.05 KB
Description high speed 524288 x 8 bit CMOS flash memory
Datasheet download datasheet F29C51004 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
F29C51001B 1M-Bit 5-Volt CMOS Flash Memory SyncMOS
F29C51001T 1M-Bit 5-Volt CMOS Flash Memory SyncMOS
F29C51002B 2M-Bit CMOS Flash Memory SyncMOS
F29C51002T 2M-Bit CMOS Flash Memory SyncMOS
F2910 Constant Impedance SPST RF Switch Integrated Device Technology

Other Datasheets by Unknown Manufacturer

Part Number Description

Full PDF Text Transcription

Click to expand full text
SyncMOS F29C51004T/F29C51004B 4 MEGABIT (524,288 x 8 BIT) 5 VOLT CMOS FLASH MEMORY Description The F29C51004T/F29C51004B is a high speed 524,288 x 8 bit CMOS flash memory. Writing or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable CE, write enable WE, and output enable OE controls to eliminate bus contention. The F29C51004T/F29C51004B offers a combination of: Boot Block with Sector Erase/Write Mode. The end of write/erase cycle is detected by DATA Polling of I/O7 or by the Toggle Bit I/O6. TheF29C51004T/F29C51004B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.
Published: |