GS71108ATP Datasheet PDF - ETC 128K x 8 1Mb Asynchronous SRAM Specs

GS71108ATP - 128K x 8 1Mb Asynchronous SRAM

Datasheet Summary

Description

The GS71108A is a high speed CMOS Static RAM organized as 131,072 words by 8 bits.

Static design eliminates the need for external clocks or timing strobes.

The GS operates on a single 3.3 V power supply and all inputs and outputs are TTLcompatible.

Features

Fast access time: 7, 8, 10, 12 ns.
CMOS low power operation: 140/120/95/80 mA at minimum cycle time.
Single 3.3 V power supply.
All inputs and outputs are TTL-compatible.
Fully static operation.
Industrial Temperature Option:.
40° to 85°C.
Package line up J: 400 mil, 32-pin SOJ package TP: 400 mil, 32-pin TSOP Type II package SJ: 300 mil, 32-pin SOJ package U: 6 mm x 8 mm Fine Pitch Ball Grid Array package 128K x 8 1Mb Asyn.

Datasheet Details

Part number	GS71108ATP
Manufacturer	ETC
File Size	410.63 KB
Description	128K x 8 1Mb Asynchronous SRAM
Datasheet	GS71108ATP Datasheet
Additional preview pages of the GS71108ATP datasheet.

📁 Similar Datasheet

GS71108ATP - 128K x 8 1Mb Asynchronous SRAM (GSI Technology)

GS71108AJ - 128K x 8 1Mb Asynchronous SRAM (GSI Technology)

GS71108ASJ - 128K x 8 1Mb Asynchronous SRAM (GSI Technology)

GS71108AU - 1Mb Asynchronous SRAM (GSI Technology)

GS7111 - Low Noise 300mA LDO Regulator (GStek)

GS71116AGP - 1Mb Asynchronous SRAM (GSI Technology)

GS71116AJ - (GS71116x) 64K x 16 1Mb Asynchronous SRAM (GSI Technology)

GS71116ATP - (GS71116x) 64K x 16 1Mb Asynchronous SRAM (GSI Technology)

GS71116TJ - (GS71116x) 64K x 16 1Mb Asynchronous SRAM (GSI Technology)

GS71116TP - (GS71116x) 64K x 16 1Mb Asynchronous SRAM (GSI Technology)

Full PDF Text Transcription

Click to expand full text

GS71108ATP/J/SJ/U SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp Features • Fast access time: 7, 8, 10, 12 ns • CMOS low power operation: 140/120/95/80 mA at minimum cycle time • Single 3.3 V power supply • All inputs and outputs are TTL-compatible • Fully static operation • Industrial Temperature Option: –40° to 85°C • Package line up J: 400 mil, 32-pin SOJ package TP: 400 mil, 32-pin TSOP Type II package SJ: 300 mil, 32-pin SOJ package U: 6 mm x 8 mm Fine Pitch Ball Grid Array package 128K x 8 1Mb Asynchronous SRAM A3 A2 A1 A0 CE DQ1 DQ2 VDD VSS DQ3 DQ4 WE A16 A15 A14 A13 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 7, 8, 10, 12 ns 3.

Published: Mar 23, 2005 |