Datasheet Details
| Part number | GS88018AT-150 |
|---|---|
| Manufacturer | Unknown Manufacturer |
| File Size | 756.70 KB |
| Description | 512K x 18/ 256K x 32/ 256K x 36 9Mb Sync Burst SRAMs |
| Datasheet |
 GS88018AT-150 Datasheet
|
|
|
General Description
The GS88018/32/36AT is a 9,437,184-bit (8,388,608-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter.
Key Features
- FT pin for user-configurable flow through or pipeline operation.
- Single Cycle Deselect (SCD) operation.
- 2.5 V or 3.3 V +10%/.
- 10% core power supply.
- 2.5 V or 3.3 V I/O supply.
- LBO pin for Linear or Interleaved Burst mode.
- Internal input resistors on mode pins allow floating mode pins.
- Default to Interleaved Pipeline mode.
- Byte Write (BW) and/or Global Write (GW) operation.
- Internal self-timed write cycle.