Datasheet4U Logo Datasheet4U.com

NT128D64S88A0G - 184pin One Bank Unbuffered DDR SDRAM MODULE

General Description

NT128D64S88A0G is an unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM), organized as a one-bank high-speed memory array.

The 16Mx64 module is a single-bank DIMM that uses eight 16Mx8 DDR SDRAMs in 400 mil TSOP packages.

Key Features

  • 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module.
  • 16Mx64 Double Data Rate (DDR) SDRAM DIMM (16M X 8 SDRA MS).
  • Performance : Speed Sort DIMM CAS Latency f CK Clock Frequency t CK Clock Cycle PC1600 - 8B 2 100 10 PC2100 - 75B - 7K 2.5 133 7.5 2 133 7.5 MHz ns Unit.
  • Data is read or written on both clock edges.
  • DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles.
  • Address an.

📥 Download Datasheet

Datasheet Details

Part number NT128D64S88A0G
Manufacturer Unknown Manufacturer
File Size 191.87 KB
Description 184pin One Bank Unbuffered DDR SDRAM MODULE
Datasheet download datasheet NT128D64S88A0G Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NT1206 AUTOMOTIVE THIN FILM CHIP RESISTORS YAGEO
NT1080 Touch the Series 8-bit Microcontroller nuvoton
NT1160 Touch the keypad nuvoton
NT116WHM-N23 TFT LCD BOE
NT1189GDAE3S High Linearity Low Noise Amplifier Nisshinbo

Other Datasheets by Unknown Manufacturer

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NT128D64S88A0G 128MB : 16M x 64 PC2100 / PC1600 Unbuffered DIMM 184pin One Bank Unbuffered DDR SDRAM MODULE Based on DDR266/200 16Mx8 SDRAM Features • 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module • 16Mx64 Double Data Rate (DDR) SDRAM DIMM (16M X 8 SDRA MS) • Performance : Speed Sort DIMM CAS Latency f CK Clock Frequency t CK Clock Cycle PC1600 - 8B 2 100 10 PC2100 - 75B - 7K 2.5 133 7.5 2 133 7.5 MHz ns Unit • Data is read or written on both clock edges • DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles • Address and control signals are fully synchronous to positive clock edge • Programmable Operation: - DIMM CAS Latency: 2, 2.