Datasheet4U Logo Datasheet4U.com

P-80C32 - P80C32

Datasheet Summary

Description

TEMIC’s 80C52 and 80C32 are high performance CMOS versions of the 8052/8032 NMOS single chip 8 bit µC.

The fully static design of the TEMIC 80C52/80C32 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

Features

  • of the 8052 : 8 K bytes of ROM ; 256 bytes of RAM ; 32 I/O lines ; three 16 bit timers ; a 6-source, 2-level interrupt structure ; a full duplex serial port ; and on-chip oscillator and clock circuits. In addition, the 80C52 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the RAM, the timers, the serial port and the interrupt system continue to function. In the power down mode the RAM is saved and all other.

📥 Download Datasheet

Datasheet preview – P-80C32

Datasheet Details

Part number P-80C32
Manufacturer ETC
File Size 337.58 KB
Description P80C32
Datasheet download datasheet P-80C32 Datasheet
Additional preview pages of the P-80C32 datasheet.

📁 Similar Datasheet

  • P-80C32 - (P-80C32 / P-80C52) CMOS 8-Bit Microcontroller (Temic)
  • P-80C31 - P80C31 (NXP)
  • P-80C52 - (P-80C32 / P-80C52) CMOS 8-Bit Microcontroller (Temic)
Other Datasheets by ETC

    Full PDF Text Transcription

    Click to expand full text
    www.DataSheet4U.com 80C32/80C52 CMOS 0 to 44 MHz Single Chip 8–bit Microntroller Description TEMIC’s 80C52 and 80C32 are high performance CMOS versions of the 8052/8032 NMOS single chip 8 bit µC. The fully static design of the TEMIC 80C52/80C32 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data. The 80C52 retains all the features of the 8052 : 8 K bytes of ROM ; 256 bytes of RAM ; 32 I/O lines ; three 16 bit timers ; a 6-source, 2-level interrupt structure ; a full duplex serial port ; and on-chip oscillator and clock circuits. In addition, the 80C52 has 2 software-selectable modes of reduced activity for further reduction in power consumption.
    Published: |