Datasheet4U Logo Datasheet4U.com

SII161A - SiI 161A PanelLink Receiver

General Description

The SiI 161A receiver uses PanelLink Digital technology to support high resolution displays up to UXGA.

The SiI 161A receiver supports up to true color panels (24 bit/pixel, 16.7M colors) in 1 or 2 pixels/clock mode.

Key Features

  • Low Power: 3.3V core operation Time staggered data output for reduced ground bounce Sync Detect: for Plug & Display “Hot Plugging” Cable Distance Support: over 5m with twisted-pair, fiber-optics ready Compliant with DVI 1.0 (DVI is backwards compatible with VESA ® P&DT M and DFP) Supports Dual-Link operation up to 330 Megapixels/second.

📥 Download Datasheet

Datasheet Details

Part number SII161A
Manufacturer Unknown Manufacturer
File Size 260.00 KB
Description SiI 161A PanelLink Receiver
Datasheet download datasheet SII161A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SiI161B PanelLink Receiver Silicon Image
SiI163B PanelLink Receiver Silicon Image
SII164 Panellink(r) Transmitter Silicon Image
SII100N06 NPT IGBT Sirectifier Semiconductors
SII100N12 NPT IGBT Modules Sirectifier Semiconductors

Other Datasheets by Unknown Manufacturer

Part Number Description
SiI161ACT100 SiI 161A PanelLink Receiver
SII150A PanelLink Digital Transmitter
SiI150ACT100 PanelLink Digital Transmitter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SiI 161A PanelLink® Receiver Datasheet General Description The SiI 161A receiver uses PanelLink Digital technology to support high resolution displays up to UXGA. The SiI 161A receiver supports up to true color panels (24 bit/pixel, 16.7M colors) in 1 or 2 pixels/clock mode. In addition, the receiver data output is time staggered to reduce ground bounce that affects EMI. Since all PanelLink products are designed on scaleable CMOS architecture to support future performance requirements while maintaining the same logical interface, system designers can be assured that the interface will be fixed through a number of technology and performance generations.