Datasheet4U.com

SLGSSTU32864E - DDR2 Configurable Registered Buffer

Product Overview

📥 Download Datasheet

SLGSSTU32864E DDR2 Configurable Registered Buffer by ETC - Datasheet Preview — Datasheet preview – SLGSSTU32864E

Datasheet Details

Part number	SLGSSTU32864E
Manufacturer	ETC
File Size	206.94 KB
Description	DDR2 Configurable Registered Buffer
Datasheet	SLGSSTU32864E Datasheet
Additional preview pages of the SLGSSTU32864E datasheet.

Product details

Description

The SLGSSTU32864 is a configurable registered buffer designed for 1.7V to 1.9V VDD operating range.

Features

Compatible with JEDEC standard SSTU32864.
Differential Clock inputs.
SSTL_18 Clock and data input signaling.
Output circuitry minimizes effects of SSO and unterminated lines.
LVCMOS input levels on control and RESET pins.
1.7V-1.9V Supply voltage range.
Max Clock frequency > 300MHz General.

📁 Similar Datasheet

SLGSSTVF16859H - DDR 13 to 26 Bit Registered Buffer (Silego)
SLGSSTVF16859V - DDR 13 to 26 Bit Registered Buffer (Silego)
SLG - CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS (Rubycon)
SLG2016 - Alphanumeric Intelligent Display DEVICES (Infineon Technologies)
SLG3NB3331 - 32.768 kHz and MHz GreenCLK (Silego)
SLG3SY3952 - 1:3 Clock Buffer (Silego)
SLG46108 - Ultra-small Programmable Mixed-signal Matrix (Renesas)
SLG46110 - Programmable Mixed-Signal Matrix (Renesas)

Other Datasheets by ETC

Published: Oct 5, 2005 |