Datasheet Details
| Part number | TM50S116T |
|---|---|
| Manufacturer | ETC |
| File Size | 93.32 KB |
| Description | SDRAM |
| Datasheet |
 TM50S116T Datasheet
|
|
|
| Part number | TM50S116T |
|---|---|
| Manufacturer | ETC |
| File Size | 93.32 KB |
| Description | SDRAM |
| Datasheet |
TM50S116T Datasheet
|
|
|
|
The TM50S116T is organized as 2-bank x 524288-word x 16-bit(1Mx16), fabricated with high performance CMOS technology.
Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.