Datasheet4U Logo Datasheet4U.com

EBD11UD8ABFB - 1GB Unbuffered DDR SDRAM DIMM

Description

The EBD11UD8ABFB is 128M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM unbuffered module, mounted 16 pieces of 512M bits DDR SDRAM sealed in TSOP package.

Read and write operations are performed at the cross points of the CK and the /CK.

Features

  • 184-pin socket type dual in line memory module (DIMM)  PCB height: 31.75mm  Lead pitch: 1.27mm.
  • 2.5V power supply.
  • Data rate: 333Mbps/266Mbps (max. ).
  • 2.5 V (SSTL_2 compatible) I/O.
  • Double Data Rate architecture; two data transfers per clock cycle.
  • Bi-directional, data strobe (DQS) is transmitted /received with data, to be used in capturing data at the receiver.
  • Data inputs and outputs are synchronized with DQS.
  • 4 internal.

📥 Download Datasheet

Datasheet Details

Part number EBD11UD8ABFB
Manufacturer Elpida Memory
File Size 208.45 KB
Description 1GB Unbuffered DDR SDRAM DIMM
Datasheet download datasheet EBD11UD8ABFB Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBD11ED8ABFB 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 72 bits/ 2 Banks)
EBD21RD4ABNA 2GB Registered DDR SDRAM DIMM
EBD51RC4AAFA 512MB Registered DDR SDRAM DIMM
EBD51RC4AKFA 512MB Registered DDR SDRAM DIMM
EBD51RC4AKFA-E 512MB Registered DDR SDRAM DIMM

Full PDF Text Transcription

Click to expand full text
PRELIMINARY DATA SHEET 1GB Unbuffered DDR SDRAM DIMM EBD11UD8ABFB (128M words × 64 bits, 2 Banks) Description The EBD11UD8ABFB is 128M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM unbuffered module, mounted 16 pieces of 512M bits DDR SDRAM sealed in TSOP package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.
Published: |