Datasheet4U Logo Datasheet4U.com

EBE10RD4AEFA - 1GB Registered DDR2 SDRAM DIMM

General Description

The EBE10RD4AEFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Key Features

  • 240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free.
  • Power supply: VDD, VDDQ = 1.8V ± 0.1V.
  • Data rate: 533Mbps/400Mbps (max. ).
  • SSTL_18 compatible I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, data strobe (DQS and /DQS) is transmitted /received with data, to be used in capturing data at the receiver.
  • DQS is edge aligned with data for READ.

📥 Download Datasheet

Datasheet Details

Part number EBE10RD4AEFA
Manufacturer Elpida Memory
File Size 221.60 KB
Description 1GB Registered DDR2 SDRAM DIMM
Datasheet download datasheet EBE10RD4AEFA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE10RD4AEFA-6 1GB Registered DDR2 SDRAM DIMM
EBE10RD4ABFA 1GB Registered DDR2 SDRAM DIMM
EBE10RD4AGFA 1GB Registered DDR2 SDRAM DIMM
EBE10RD4AJFA 1GB Registered DDR2 SDRAM DIMM
EBE10AD4AGFA 1GB Registered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 1GB Registered DDR2 SDRAM DIMM EBE10RD4AEFA (128M words × 72 bits, 1 Rank) Description The EBE10RD4AEFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-pipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.