Datasheet4U Logo Datasheet4U.com

EBE11ED8ABFA - 1GB Unbuffered DDR2 SDRAM DIMM

General Description

The EBE11ED8ABFA is 128M words × 72 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 18 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Key Features

  • 240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free.
  • 1.8V power supply.
  • Data rate: 533Mbps/400Mbps (max. ).
  • 1.8V (SSTL_18 compatible) I/O.
  • Double-data-rate architecture: two data transfers per clock cycle.
  • Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.
  • DQS is edge aligned with data for READs.

📥 Download Datasheet

Datasheet Details

Part number EBE11ED8ABFA
Manufacturer Elpida Memory
File Size 209.78 KB
Description 1GB Unbuffered DDR2 SDRAM DIMM
Datasheet download datasheet EBE11ED8ABFA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Elpida Memory

Part Number Description
EBE11ED8AEFA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AEFA-6 1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AGFA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AGWA 1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AJWA 1GB Unbuffered DDR2 SDRAM DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET www.DataSheet4U.com 1GB Unbuffered DDR2 SDRAM DIMM EBE11ED8ABFA (128M words × 72 bits, 2 Ranks) Description The EBE11ED8ABFA is 128M words × 72 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 18 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 4 bits prefetchpipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.