EBE82AF4A1RA Overview
PRELIMINARY DATA SHEET .. 8GB Registered DDR2 SDRAM DIMM EBE82AF4A1RA (1024M words × 72 bits, 4 Ranks) Specifications Density: 8GB Organization ⎯ 1024M words × 72 bits, 4 ranks Mounting 36 pieces of 2G bits DDR2 SDRAM with DDP (FBGA) ⎯ DDP:.
EBE82AF4A1RA Key Features
- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the recei
- DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- mands entered on each positive CK edge; data referenced to both edges of DQS
- Posted /CAS by programmable additive latency for better mand and data bus efficiency
- Off-Chip-Driver Impedance Adjustment and On-DieTermination for better signal quality
- /DQS can be disabled for single-ended Data Strobe operation