Datasheet4U Logo Datasheet4U.com

DM1M36SJ - 1Mbx36Enhanced DRAM SIMM

Datasheet Summary

Description

The Enhanced Memory Systems 4MB EDRAM SIMM module provides a single memory module solution for the main memory or local memory of fast PCs, workstations, servers, and other high performance systems.

Features

  • Architecture s 2KByte SRAM Cache Memory for 12ns Random Reads Within a Page s Fast DRAM Array for 30ns Access to Any New Page s Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss) s 2KByte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Sec Cache Fill s On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes s Hidden Precharge and Refresh Cycles s Extended 64ms Refresh Period for Low Standby Power s Standard CMOS/TTL Compatible I/O Levels and +5 o.

📥 Download Datasheet

Datasheet preview – DM1M36SJ

Datasheet Details

Part number DM1M36SJ
Manufacturer Enhanced Memory Systems
File Size 188.32 KB
Description 1Mbx36Enhanced DRAM SIMM
Datasheet download datasheet DM1M36SJ Datasheet
Additional preview pages of the DM1M36SJ datasheet.

📁 Similar Datasheet

  • DM1001-7R - 50 Watt DC-DC Converters (Power-One)
  • DM100E - 1W SIP Single & Dual Output DC/DC Converters (MicroPower Direct)
  • DM114 - 8-Bit Constant Current LED Drivers (SiTi)
  • DM115 - 8-Bit Constant Current LED Drivers (SiTi)
  • DM117 - 8-bit Constant Current LED Driver (SiTi)
  • DM11A - 8-bit Constant Current LED Driver (SiTi)
  • DM11H - 8-Channel Constant Current LED Driver (SiTi)
  • DM1231-02SO - 2-CHANNEL LOW CAPACITANCE ESD PROTECTION ARRAY (Diodes)
  • DM128128A - 128 x 128 DOTS DISPLAY MODULE (ETC)
  • DM12864-18D - Display Module (ETC)
Other Datasheets by Enhanced Memory Systems

Full PDF Text Transcription

Click to expand full text
Enhanced Memory Systems Inc. DM1M36SJ/DM1M32SJ 1Mbx36/1Mbx32 Enhanced DRAM SIMM Product Specification Features Architecture s 2KByte SRAM Cache Memory for 12ns Random Reads Within a Page s Fast DRAM Array for 30ns Access to Any New Page s Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss) s 2KByte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Sec Cache Fill s On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes s Hidden Precharge and Refresh Cycles s Extended 64ms Refresh Period for Low Standby Power s Standard CMOS/TTL Compatible I/O Levels and +5 or 3.
Published: |