Datasheet4U Logo Datasheet4U.com

DM2M32SJ - 2Mbx32 Enhanced DRAM SIMM

This page provides the datasheet information for the DM2M32SJ, a member of the DM2M36SJ 2Mbx32 Enhanced DRAM SIMM family.

Description

The Enhanced Memory Systems 8MB EDRAM SIMM module provides a single memory module solution for the main memory or local memory of fast PCs, workstations, servers, and other high performance systems.

Features

  • Architecture s 4KByte SRAM Cache Memory for 12ns Random Reads Within Two Active Cache Pages s Fast DRAM Array for 30ns Access to Any New Page s Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss) s 2KByte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Sec Cache Fill s On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes s Hidden Precharge and Refresh Cycles s Extended 64ms Refresh Period for Low Standby Power s Standard CMOS/TTL Compatible I/O.

📥 Download Datasheet

Datasheet preview – DM2M32SJ

Datasheet Details

Part number DM2M32SJ
Manufacturer Enhanced Memory Systems
File Size 203.97 KB
Description 2Mbx32 Enhanced DRAM SIMM
Datasheet download datasheet DM2M32SJ Datasheet
Additional preview pages of the DM2M32SJ datasheet.

📁 Similar Datasheet

  • DM200CK02AS - Diode (KEC)
  • DM2016 - Software Protect IC (SDMC)
  • DM2018 - Demonstration Module (ETC)
  • DM2021 - 20 characters x 2 line Liquid Crystal Dot Matrix Display Module (Sanyo Semicon Device)
  • DM2023 - 20 characters x 2 line Liquid Crystal Dot Matrix Display Module (Sanyo Semicon Device)
  • DM207 - Modem Side IC (Infineon Technologies)
  • DM211 - Megnetoresistance Element (Sony)
  • DM2320-7 - 50 Watt DC-DC Converters (Power-One)
  • DM240128-21 - Display Module (ETC)
  • DM240128C - Display Module (ETC)
Other Datasheets by Enhanced Memory Systems

Full PDF Text Transcription

Click to expand full text
Enhanced Memory Systems Inc. DM2M36SJ/DM2M32SJ 2Mbx36/2Mbx32 Enhanced DRAM SIMM Product Specification Features Architecture s 4KByte SRAM Cache Memory for 12ns Random Reads Within Two Active Cache Pages s Fast DRAM Array for 30ns Access to Any New Page s Write Posting Register for 12ns Random Writes and Burst Writes Within a Page (Hit or Miss) s 2KByte Wide DRAM to SRAM Bus for 113.6 Gigabytes/Sec Cache Fill s On-chip Cache Hit/Miss Comparators Maintain Cache Coherency on Writes s Hidden Precharge and Refresh Cycles s Extended 64ms Refresh Period for Low Standby Power s Standard CMOS/TTL Compatible I/O Levels and +5 or 3.
Published: |