Datasheet Summary
eorex
128Mb (2M×4Bank×16) Double DATA RATE SDRAM
Features
- Internal Double-Date-Rate architecture with 2 Accesses per clock cycle.
- VDD/VDDQ= 2.5V ±0.2V for (-75 and -6)
- VDD/VDDQ= 2.6V ±0.1V for (-5 )
- 2.5V SSTL-2 patible I/O
- Burst Length (B/L) of 2, 4, 8
- 2,2.5,3 Clock read latency
- Bi-directional,intermittent data strobe(DQS)
- All inputs except data and DM are sampled at the positive edge of the system clock.
- Data Mask (DM) for write data
- Sequential & Interleaved Burst type available
- Auto Precharge option for each burst accesses
- DQS edge-aligned with data for Read cycles
- DQS center-aligned with data for Write cycles
- DLL aligns DQ & DQS...