Datasheet4U Logo Datasheet4U.com

EM47DM0888SBA - 4Gb Double DATA RATE-3 SDRAM

Features

  • JEDEC Standard VDD/VDDQ = 1.5V±0.075V.
  • All inputs and outputs are compatible with SSTL_15 interface.
  • Fully differential clock inputs (CK, /CK) operation.
  • Eight Banks.
  • Posted CAS by programmable additive latency.
  • Bust length: 4 with Burst Chop (BC) and 8.
  • CAS Write Latency (CWL): 5, 6, 7, 8.
  • CAS Latency (CL): 6, 7, 8, 9, 10, 11.
  • Write Latency (WL) =Read Latency (RL) -1.
  • Bi-directional Differential Data.

📥 Download Datasheet

Datasheet Details

Part number EM47DM0888SBA
Manufacturer Eorex
File Size 598.61 KB
Description 4Gb Double DATA RATE-3 SDRAM
Datasheet download datasheet EM47DM0888SBA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EM4 Electronic Indicator ETC
EM4 Tube ETC
EM4 Tuning Indicator Philips
EM4022 Multi Frequency Contactless Identification Device Anti-Collision compatible EM Microelectronic - MARIN SA
EM4025 Read Only Contactless Identification Device with Anticollision EM Microelectronic - MARIN SA

Other Datasheets by Eorex

Part Number Description
EM47CM1688SBB 4Gb Double DATA RATE-3 SDRAM
EM47EM0888SBA 4Gb Double DATA RATE-3 SDRAM
EM47EM1688MBB 4Gb Double DATA RATE-3 SDRAM
EM47EM1688SBB 4Gb Double DATA RATE-3 SDRAM
EM47EM1688SBC 4Gb Double DATA RATE-3 SDRAM

Full PDF Text Transcription

Click to expand full text
Revision History Revision 0.1 (May. 2011) -First release. EM47DM0888SBA May. 2011 1/39 www.eorex.com EM47DM0888SBA 1Gb (16M×8Bank×8) Double DATA RATE 3 SDRAM Features • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation. • Eight Banks • Posted CAS by programmable additive latency • Bust length: 4 with Burst Chop (BC) and 8. • CAS Write Latency (CWL): 5, 6, 7, 8 • CAS Latency (CL): 6, 7, 8, 9, 10, 11 • Write Latency (WL) =Read Latency (RL) -1. • Bi-directional Differential Data Strobe (DQS). • Data inputs on DQS centers when write. • Data outputs on DQS, /DQS edges when read. • On chip DLL align DQ, DQS and /DQS transition with CK transition.
Published: |